|
|
|
|
|
Chia-Chun Tsai
Pág. 197 - 209
The data bus of a stacked-layer chip always supports that data of a program are frequently running on the bus at different timing periods. The average data access time of a data bus to the timing periods dominates the program performance. In this paper, ...
ver más
|
|
|
|
|