|
|
|
|
|
Joseph Rabinowicz and Shlomo Greenberg
This research presents a novel approach for physical design implementation aimed for a System on Chip (SoC) based on Selective State Retention techniques. Leakage current has become a dominant factor in Very Large Scale Integration (VLSI) design. Power G...
ver más
|
|
|
|
|