2   Artículos

 
en línea
Javad Tavakoli, Hossein Miri Lavasani and Samad Sheikhaei    
A low-power and low-jitter 1.2 GHz Integer-N PLL (INPLL) is designed in a 65 nm standard CMOS process. A novel high-gain sampling phase detector (PD), which takes advantage of a transconductance (Gm) cell to boost the gain, is developed to increase the p... ver más
Revista: Journal of Low Power Electronics and Applications    Formato: Electrónico

« Anterior     Página: 1 de 1     Siguiente »