|
|
|
|
|
Asher Sajid, Omar S. Sonbul, Muhammad Rashid and Muhammad Yousuf Irfan Zia
The focus of this article is to present a novel crypto-accelerator architecture for a resource-constrained embedded system that utilizes elliptic curve cryptography (ECC). The architecture is built around Binary Edwards curves (BEC) to provide resistance...
ver más
|
|
|
|
|
|
|
|
|
|
|
Sunkari Pradeep, Yogesh Kumar Sharma, Chaman Verma, Gutha Sreeram and Panugati Hanumantha Rao
Modern computers? network interface cards (NICs) are undergoing changes in order to handle greater data rates and assist with scaling problems caused by general-purpose CPU technology. The inclusion of programmable accelerators to the NIC?s data channel ...
ver más
|
|
|
|
|
|
|
|
|
|
|
Guillaume Devic, Gilles Sassatelli and Abdoulaye Gamatié
The execution of machine learning (ML) algorithms on resource-constrained embedded systems is very challenging in edge computing. To address this issue, ML accelerators are among the most efficient solutions. They are the result of aggressive architectur...
ver más
|
|
|
|
|
|
|
|
|
|
|
Weison Lin, Yajun Zhu and Tughrul Arslan
Edge AI accelerators are utilized to accelerate the computation in edge AI devices such as image recognition sensors on robotics, door lockers, drones, and remote sensing satellites. Instead of using a general-purpose processor (GPP) or graphic processin...
ver más
|
|
|
|
|
|
|
|
|
|
|
Muhammad Rashid, Harish Kumar, Sikandar Zulqarnain Khan, Ismail Bahkali, Ahmed Alhomoud and Zahid Mehmood
This paper presents a high-speed and low-area accelerator architecture for shared key generation using an elliptic-curve Diffie-Hellman protocol over ????(2233)
G
F
(
2
233
)
. Concerning the high speed, the proposed architecture employs a two-stage pipe...
ver más
|
|
|
|
|
|
|
|
|
|
|
Christoffer Åleskog, Håkan Grahn and Anton Borg
As machine learning and AI continue to rapidly develop, and with the ever-closer end of Moore?s law, new avenues and novel ideas in architecture design are being created and utilized. One avenue is accelerating AI as close to the user as possible, i.e., ...
ver más
|
|
|
|
|
|
|
|
|
|
|
Michal Machura, Michal Danilowicz and Tomasz Kryjak
Object detection is an essential component of many systems used, for example, in advanced driver assistance systems (ADAS) or advanced video surveillance systems (AVSS). Currently, the highest detection accuracy is achieved by solutions using deep convol...
ver más
|
|
|
|
|
|
|
|
|
|
|
Erez Manor, Avrech Ben-David and Shlomo Greenberg
The use of RISC-based embedded processors aimed at low cost and low power is becoming an increasingly popular ecosystem for both hardware and software development. High-performance yet low-power embedded processors may be attained via the use of hardware...
ver más
|
|
|
|
|
|
|
|
|
|
|
Hasan Irmak, Federico Corradi, Paul Detterer, Nikolaos Alachiotis and Daniel Ziener
This work presents a dynamically reconfigurable architecture for Neural Network (NN) accelerators implemented in Field-Programmable Gate Array (FPGA) that can be applied in a variety of application scenarios. Although the concept of Dynamic Partial Recon...
ver más
|
|
|
|
|
|
|
|
|
|
|
Iouliia Skliarova
This paper proposes a Field-Programmable Gate Array (FPGA)-based hardware accelerator for assisting the embedded MicroBlaze soft-core processor in calculating population count. The population count is frequently required to be executed in cyber-physical ...
ver más
|
|
|
|
|
|