Resumen
The architecture proposed in this paper is intended for use in designs that require hardware acceleration and optimization.
Palabras claves