Redirigiendo al acceso original de articulo en 17 segundos...
ARTÍCULO
TITULO

A 28 nm CMOS 100 MHz 67 dB-Dynamic-Range 968 µW Flipped-Source-Follower Analog Filter

Marcello De Matteis    
Federico Fary    
Elia A. Vallicelli and Andrea Baschirotto    

Resumen

This paper presents a fourth-order continuous-time analog filter based on the cascade of two flipped-source-follower (FSF) biquadratic (biquad) cells. The FSF biquad adopts two interacting loops (the first due to the classic source-follower, and the second to the additional gain path) which lower the impedances of all circuit nodes with relevant benefits in terms of noise power reduction and linearity enhancement. The presented device was integrated in 28 nm CMOS and featured 100 MHz -3 dB bandwidth with 67 dB Dynamic-Range. Input IP3 was 12 dBm at 10 and 11 MHz input tone frequencies. Total power consumption was 0.968 mW (0.484 mW per cell). Hence, the filter performed one of the highest figures-of-merit (160.7 dBJ-1) compared with analog state-of-the-art filters.

 Artículos similares

       
 
Andrea Di Salvo, Sara Garbolino, Marco Mignone, Stefan Cristi Zugravel, Angelo Rivetti, Mario Edoardo Bertaina and Pietro Antonio Palmieri    
This work presents the development of a 64-channel application-specific integrated circuit (ASIC), implemented to detect the optical Cherenkov light from sub-orbital and orbital altitudes. These kinds of signals are generated by ultra-high energy cosmic ... ver más
Revista: Instruments

 
Israel Corbacho, Juan M. Carrillo, José L. Ausín, Miguel Á. Domínguez, Raquel Pérez-Aloe and J. Francisco Duque-Carrillo    
The implementation of a fully-differential (FD) instrumentation amplifier (IA), based on indirect current feedback (ICF) and aimed to electrical impedance measurements in an Internet of Things (IoT) biomedical scenario, is presented. The IA consists of t... ver más

 
Javad Tavakoli, Hossein Miri Lavasani and Samad Sheikhaei    
A low-power and low-jitter 1.2 GHz Integer-N PLL (INPLL) is designed in a 65 nm standard CMOS process. A novel high-gain sampling phase detector (PD), which takes advantage of a transconductance (Gm) cell to boost the gain, is developed to increase the p... ver más

 
Riccardo Della Sala, Valerio Spinogatti, Cristian Bocciarelli, Francesco Centurelli and Alessandro Trifiletti    
In this paper, a novel dynamic body-driven ultra-low voltage (ULV) comparator is presented. The proposed topology takes advantage of the back-gate configuration by driving the input transistors? gates with a clocked positive feedback loop made of two AND... ver más

 
Francesco Centurelli, Riccardo Della Sala and Giuseppe Scotti    
In this paper, we propose a fully standard-cell-based common-mode feedback (CMFB) loop with an explicit voltage reference to improve the CMRR of pseudo-differential standard-cell-based amplifiers and to stabilize the dc output voltage. This latter featur... ver más